Chip employs TSMC CoWoS® technology to integrate SoC and HBM2
SAN JOSE, Calif., May 01, 2018 -- eSilicon, an independent provider of FinFET-class ASICs, custom IP, and advanced 2.5D packaging solutions, today announced that the deep learning ASIC that taped out last September has moved to production qualification.
The ASIC includes custom pseudo two-port memories designed by eSilicon, TSMC’s Chip on Wafer on Substrate (CoWoS) technology, 28G SerDes, and four second-generation high-bandwidth memory stacks (HBM2). eSilicon’s end-to-end 2.5D/HBM2 solution includes 2.5D ecosystem management, silicon-proven HBM2 PHY, ASIC physical design, 2.5D package design, manufacturing, assembly and test.
The CoWoS interposer is over 1,000 square mm and contains over 170,000 microbumps. The design has successfully passed test bring-up and is in final qualification. Four-high and eight-high HBM stack versions are in qualification. This design is in the industry vanguard of ASICs targeting deep learning applications.
The 2.5D/HBM2 single package implementation gives the ASIC many advantages:
- Orders of magnitude higher total bandwidth in a much smaller board footprint
- Highly parallel connections to memory stacks inside the package for fast access
- Significant reduction in power consumption
“This design greatly expands the possibilities for deep learning, and we are delighted to enter final qualification,” said Ajay Lalwani, vice president, global manufacturing operations at eSilicon. “TSMC’s 2.5D CoWoS packaging technology has been a key differentiator for this advanced design.”
About eSilicon
eSilicon is an independent provider of complex FinFET-class ASICs, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16/7nm as well as SerDes, specialized memory compilers and I/O libraries. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets. www.esilicon.com
Collaborate. Differentiate. Win.™
eSilicon is a registered trademark, and the eSilicon logo and “Collaborate. Differentiate. Win.” are trademarks, of eSilicon Corporation. Other trademarks are the property of their respective owners.
| Contacts: | |
| Sally Slemons | Susan Cain |
| eSilicon Corporation | Cain Communications |
| 408-635-6409 | 408-393-4794 |
| [email protected] | [email protected] |


Santos Wins Court Case Over Net Zero and Sustainability Claims
Ireland’s Data Protection Commission Launches GDPR Investigation Into X’s AI Chatbot Grok
Starboard Value Targets Tripadvisor Board Overhaul Amid Stock Slump
Luxury Stocks Face Volatility as AI Market Swings and Hedge Fund Bets Rattle LVMH and Kering
Anthropic’s Claude AI Reportedly Used in U.S. Operation to Capture Nicolas Maduro
Hedge Funds Cut Nvidia, Amazon and Microsoft Stakes as AI Valuation Concerns Rise
Medical Groups Sue FTC Over Gender-Affirming Care Investigations Amid Trump Policy Dispute
Anduril Industries Seeks $8 Billion Funding at $60 Billion Valuation
BHP Group Half-Year Profit Surges as Copper Overtakes Iron Ore on AI-Driven Demand
India AI Impact Summit 2026: Global Tech CEOs Join World Leaders in New Delhi
Waymo Clarifies Role of Remote Workers Amid U.S. Robotaxi Safety Scrutiny
AstroTurf Expands Footprint at Colorado as Buffaloes Complete Second Installation in 12 Months
Treasury Wine Estates Profit Falls 46% as China and U.S. Inventory Reset Weighs on Earnings
Yotta to Build $2 Billion AI Data Centre Hub in India with Nvidia Blackwell Ultra Chips
Anderson Cooper to Exit CBS News’ 60 Minutes After Nearly 20 Years
European IT Hardware Stocks to Watch as Gaming Demand Outpaces Smartphones, Says BofA
Goldman Sachs Reportedly Drops Diversity Criteria From Board Candidate Evaluations 



