Oracle Shares Fall as New Mexico AI Data Center Faces Power Delays 
US Appeals Court Upholds Anthropic AI Supply Chain Ban 
Morgan Stanley Raises TD Synnex Price Target to $359 on Strong AI Demand 
OpenAI Investigates Rogue AI Agents After Data Leaks and Security Incidents 
RedotPay Completes Audits as Stablecoin Firm Advances U.S. IPO Plans 
Solidigm Eyes $150 Billion IPO as SK Hynix Expands AI Storage Push 
Europe’s AI Data Centre Boom Strengthens Case for Nuclear Power 
OpenAI Agent Breaches Australia Medicare Data Portal 
Nissan Targets US Hybrid Growth With Rogue e-Power Launch 
Almonty Industries Shares Jump 8% After Stifel Sets $25 Target 
OpenAI, Anthropic CEOs Summoned to Australia AI Inquiry 
XRP Price Targets $1.70 as Bullish Momentum Builds 
Oura IPO Draws Strong Demand Ahead of $2.2 Billion Offering 
Oil Prices Jump Nearly 3% as Iran Holds Firm on Hormuz Conditions 
Dubai’s connectivity remains strong in an uncertain world 
BlackBerry Shares Rise as Q2 Earnings, Revenue Beat Estimates 
UK PM Burnham to Unveil Economic Vision at Labour Conference 
Add as a preferred source on Google
SK hynix has developed the first 12-layer stacked high bandwidth memory (HBM3) chip, which vertically interconnects multiple DRAM chips to increase data processing speed.s.
The 24GB package product increased memory capacity by 50 percent from the previous product
SK hynix, which developed the first-generation HBM in 2013, said it expects the product to be in high demand in sectors such as artificial intelligence (AI) that require a high capacity and fast data processing.
It is currently validating its performance with customers and will be able to start supplying the new products in the second half of the year/
HBM3 succeeds the previous generations of HBM, HBM2, and HBM2E.
According to SK hynix, it was able to develop the 12-layer product because its engineers improved process efficiency and performance stability by applying advanced mass reflow molded underfill technology.
The company also applied through-silicon via (TSV) technology to reduce the thickness of a single DRAM chip by 40 percent and achieved the same stack height level as the 16-gigabyte product.
