Moore Threads Stock Slides After Risk Warning Despite 600% Surge Since IPO 
Nvidia Develops New Location-Verification Technology for AI Chips 
Mizuho Raises Broadcom Price Target to $450 on Surging AI Chip Demand 
SpaceX CEO Elon Musk Denies Reports of $800 Billion Valuation Fundraise 
Trump Criticizes EU’s €120 Million Fine on Elon Musk’s X Platform 
Evercore Reaffirms Alphabet’s Search Dominance as AI Competition Intensifies 
Air Transat Reaches Tentative Agreement With Pilots, Avoids Strike and Restores Normal Operations 
Air Force One Delivery Delayed to 2028 as Boeing Faces Rising Costs 
ADB Approves $400 Million Loan to Boost Ease of Doing Business in the Philippines 
SoftBank Shares Slide as Oracle’s AI Spending Plans Fuel Market Jitters 
Trello Outage Disrupts Users as Access Issues Hit Atlassian’s Work Management Platform 
Adobe Strengthens AI Strategy Ahead of Q4 Earnings, Says Stifel 
U.S.-EU Tensions Rise After $140 Million Fine on Elon Musk’s X Platform 
Microsoft Unveils Massive Global AI Investments, Prioritizing India’s Rapidly Growing Digital Market 
Azul Airlines Wins Court Approval for $2 Billion Debt Restructuring and New Capital Raise 
Apple App Store Injunction Largely Upheld as Appeals Court Rules on Epic Games Case 
SK Hynix Shares Surge on Hopes for Upcoming ADR Issuance 
The computing chips driving artificial intelligence demand immense amounts of electricity, posing a growing challenge for data centers worldwide. On Wednesday, Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest chip manufacturer and primary fabricator for Nvidia, revealed a groundbreaking strategy to improve chip energy efficiency by nearly tenfold—using AI-powered software to design them.
Today’s top AI servers, such as those running Nvidia’s flagship chips, can consume up to 1,200 watts during heavy workloads. Scaled across thousands of units, that level of energy draw is equivalent to powering 1,000 U.S. homes continuously. To combat this, TSMC is turning to advanced design methods and cutting-edge software tools developed in collaboration with Cadence Design Systems and Synopsys.
A key innovation lies in packaging multiple “chiplets”—smaller computing units made with different technologies—into a single system, creating far more efficient chip architectures. However, managing the complexity of such designs requires next-generation software. AI-driven design platforms are proving faster and more effective than human engineers for certain tasks, enabling chipmakers to unlock the full potential of TSMC’s 3D integration technology.
Jim Chang, deputy director of TSMC’s 3DIC Methodology Group, emphasized that AI tools are already outperforming engineers in some areas. “This thing runs five minutes while our designer needs to work for two days,” he explained, highlighting the speed and optimization advantages AI brings to chip development.
Yet, challenges remain. Moving data between chips using traditional electrical connections is hitting physical limits. Experts like Kaushik Veeraraghavan from Meta stress that optical connections may become the future for large-scale AI data centers. These advances will be critical as the world seeks more sustainable solutions to power the accelerating demand for AI computing.
By combining AI-driven design with innovative chip architectures, TSMC and its partners aim to set new standards for efficiency, performance, and scalability in the semiconductor industry.
